SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME CROSS-REFERENCE TO RELATED APPLICATION

This application is based on and claims the benefit of priority from the prior Japanese Patent Application No. 2003-194419, filed on July 9, 2003, the entire contents of which are incorporated herein by reference.

BACKGROUNG OF THE INVENTION

Field of the Invention

30

This invention relates to a semiconductor device with an MIM capacitor and a method of fabricating the same.

Description of Related Art

In conventional semiconductor devices, aluminum (A1) wirings are usually employed as metal wirings for electrically connecting between elements formed on a silicon substrate. An Al film deposited on an insulating film is patterned by photolithography and anisotropic etching processes. However, as devices and wirings are more miniaturized, it becomes to be difficult to not only form low resistance wirings but also pattern the Al film by anisotropic etching or bury an insulating film at the space between the wirings. From these viewpoints, there has been provided a cupper (Cu) wiring technique with a damascene process for forming metal wirings in place of Al wirings.

On the other hand, capacitors are indispensable for an LSI in which analog circuits are integrated. In general, as an analog circuit-use capacitor, an MIM (Metal-Insulator-Metal) capacitor, which may be statically formed with a large capacitance, is used. Since the MIM capacitor is formed to have top and bottom metal electrodes, its forming process may be partially shared with a Cu multi-layer wiring forming process with a damascene process. There has already been provided various process techniques for coexisting MIM capacitors and Cu damascene wirings (refer to, for example, Japanese Patent Application Laid Open (kokai) No. 2002-270769).

In a case that an analog circuit with an MIM capacitor serves as a high-frequency circuit, in order to achieve high-

35

KISARAGI ASSOCIATES

speed performance by preventing transmitted signals from d terioration, it is required to possibly decrease capacitances between multi-layer wirings, and use an interlayer insulating film with a low dielectric constant for the purpose. However, low dielectric constant insulating films are generally inferior in step-coverage. To improve the step-coverage of the insulating film covering the MIM capacitor, it is effective to use a film deposition method with a high-density plasma (HDP)type CVD apparatus. However, the insulating film deposited by the above-described method is in general in high waterabsorbability and high thermal contractibility. properties cause the contact between the insulating film and metal films or the like to be deteriorated, thereby easily resulting that the metal corrosion and peeling of the film are brought.

Therefore, it is not easy to achieve high reliability of the MIM capacitor which is integrated on a semiconductor device with Cu multi-layer interconnections.

SUMMARY OF THE INVENTION

20 According to one aspect of the present invention, there is provided a semiconductor device including: a semiconductor substrate; a first wiring formed above the semiconductor substrate with a first insulating film interposed therebetween; an MIM capacitor formed above the first insulating film; a second insulating film formed to cover the MIM capacitor; a 25 second wiring formed on the second insulating film; and a guard ring buried in the second insulating film to surround the MIM capacitor.

According to another aspect of the present invention, 30 there is provided a method of fabricating a semiconductor device including: forming a first wiring above a semiconductor substrate with a first insulating film interposed therebetween; forming an MIM capacitor above the first insulating film; forming a second insulating film to cover the MIM capacitor; and burying a second wiring in the surface of the second insulating film, and a guard ring in the second insulating film

30

to surround the MIM capacitor.

BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 shows a plan view of a semiconductor device in accordance with an embodiment of the present invention.
- Fig. 2 shows a sectional view the device taken along I-I' line of Fig. 1.
 - Fig. 3 shows a sectional view of the step of forming the first wiring on the first interlayer insulating film according the embodiment.
- 10 Fig. 4 shows a sectional view of the step of forming the MIM capacitor on the first interlayer insulating film on which the first wiring is formed.
 - Fig. 5 shows a sectional view of the step of forming the second interlayer insulating film covering the MIM capacitor.
 - Fig. 6 shows a sectional view of the step of forming the via hole, guard ring groove and wiring groove in the second interlayer insulating film.
 - Fig. 7 shows a sectional view of the step of burying metal in the via hole, guard ring groove and wiring groove.
- 20 Fig. 8 shows a sectional view of the steps of forming the third interlayer insulating film covering the second wiring, and forming the via hole and wiring groove therein.
 - Fig. 9 shows a sectional view of the step of forming the third wiring.
- Fig. 10 shows a sectional view of a reference semiconductor device.

DETAILED DESCRIPTION OF THE EMBODIMENTS

An illustrative embodiment of this invention will be explained with reference to the accompanying drawings below.

Fig. 1 is a plan view of a semiconductor device according to an embodiment, in which Cu multi-layer wirings and an MIM capacitor are integrated. Fig 2 is a cross sectional view of the device as being taken along I-I' line of Fig. 1. On a silicon substrat 1, d vice elements such as transistors or the like (not shown) are formed. A first wiring (or interconnection) 3 is formed on a first interlayer insulating

20

30

35

4

film 2 formed over the substrate 1. The interlay r insulating film 2 is formed of a silicon oxide film, the surface of which is planarized. The first wiring 3 is formed of a Cu layer buried in the insulating film 2 by a damascene process. This wiring 3 has a barrier metal underlying the Cu layer, which is formed of, for example, tantalum (Ta) and/or tantalum nitride (TaN). In practice, the wiring 3 is formed by a dual damascene process to be connected to a device on the substrate 1 via a contact hole (not shown in Fig. 1).

A block insulating film 4 is formed of a silicon nitride (SiN) on the interlayer insulating film 2 to cover the first wiring 3 formed thereon. Formed on this block insulating film 4 is an MIM capacitor 5. The MIM capacitor 5 has a structure that bottom electrode 5a, dielectric film 5b and top electrode 5c are stacked. The bottom and top electrodes 5a and 5c are formed of, for example, titanium nitride (TiN), and the dielectric film 5b is formed of, for example, SiN.

The MIM capacitor 5 is covered by a second interlayer insulating film 6, the surface of which is planarized (i.e., made flat). The interlayer insulating film 6 is formed of a dielectric film whose relative dielectric constant (k) is lower than that of a dTEOS film (i.e., a normal silicon oxide film formed from TEOS by a dual plasma CVD process). Preferably, the relative dielectric constant (k) of the interlayer insulating film 6 is selected to be equal to or less than 3.5. In detail, the interlayer insulating film 6 is one selected within FSG (Fluoro-Silicate Glass) film which is a fluorine (F) containing silicon oxide film, carbon (C) containing silicon oxide film and porous silicon oxide film with pores formed therein.

On the interlayer insulating film 6, a second wiring 7 is formed by a dual damascene process. The second wiring 7 is a Cu layer buried in a top surface of the interlayer insulating film which is planariz d. The wiring 7 has a barrier metal underlying it, which is formed of, for exampl, tantalum (Ta) and/or tantalum nitride (TaN). The second wiring 7 is

-09-08-2003 16:46

connected to the first wiring 3 through 8 wiring via hole 8. connected to the ILEST WIFING 3 through 8 WIFING VIB note 6. contact plugs 10 which are contacted to the bottom and top contact plugs 10 which are contacted to the porton and top plugs

contact plugs 58 and 50 of the MIM capacitor 5. electrodes 3% and 30 of the same material as the second wiring 7 to be
10 are formed of buried in holes formed at the same time as the via hole 8 in In addition, in the interlayer insulating film 6, a quard ring y la purled to the MIM capacitor 3. The wirings.

ring 9 la not connected to the MIM capacitor 5 or the wirings. ring 9 is buried to surround the MIM capacitor 5. In this embodiment, the interlayer insulating film 6. In this embodiment, the guard ling process as the second wiring the game material and at the same interior the same material and at the second wire in the same material and at the same interior to the same material and at the same interior to the same material and at the same interior to the same inter the same material and at the same process as the second willing film 6.

7 80 as to penetrate through the interlayer insulating film 6. The width of the guard ring 10 may be selected in a range of O.1 to 1 km, more preferably be selected to be about 1 km. guard ring 9 functions not only as a laterlayer to surpressing of the following or the interlation of the in guaru ring orack progressing in the interlayer insulating ring blocking crack progressing in the win win consistent have sized as the win win consistent in the sized as the s CLOURING CROWN PROGRESS OF THE MIN CAPACITOR ANTONION OF THE MIN CAPACITOR AND THE MIN CAPACITOR ANTONION OF THE MIN CAPACITOR ANTONION OF THE MIN CAPACITOR a barrier for protecting water carried into the interlayer a partier tor provecting water certied into the chip from being insulating film 6 from the side surface of the chip from the side surface of the chip from being Over the interlayer insulating film 6, in which the Becond wiring 7, contact plugs 10 and metal ring 9 are formed, and and metal ring 7, contact plugs 10 and metal ring 9 are formed of can and a transfer formed of can are a transfer formed of second where it contact plugs to and metal ring y are rormed, to a block inculating film 14 formed of SiN and a third are some a block inculating film 17 some a a meral ring y are rormed. diffused into the MIM capacitor 5. a plock inequating film 14 formed of a TEOS SiOk film are formed to make insulating film 11 formed of a TEOS SiOk film are maken. cover the wiring 7. contact plugs 10 and metal ring 9. WILINGS IN SIE IOIMER ON THE INTERIOR CONNECT between the dual damascens process to electrically man and an analysis of the connect between the man and an analysis of the connect between the man and an analysis of the connect between the man and an analysis of the connect between the c Qual Genaecene process to electricely connect third wirings 12 second wiring 7 and the MIM capacitor 5. The engage of the second wiring 7 and the minded in a nianarized ton engage of the second wiring 7 and in a nianarized ton engage of the second wiring 7 and in a nianarized ton engage of the second wiring 7 and in a nianarized ton engage of the second wiring 7 and in a nianarized ton engage of the second wiring 7 and in a nianarized ton engage of the second wiring 7 and in a nianarized ton engage of the second wiring 7 and the second wiring 8 and 12 second withing puried in a planarized top surface of the are ou layers purised in a planarized top surface or the underlying interlayer insulating film 11. 25

interlayer insulating ritin for example, Ta and/or Tan. Darrier merals 12 are connected to the second wiring third wirings 12 are connected to the second wirings third wirings 12 are connected to the second wiring MIM
contact plugs 10 through vis holes 13. contact plugs IV through via noise 13, the min that the second wiring 7 are electrically connected the through the second wiring 7 are electrically the third capacitor 5 and the second wiring 7 are electrically the third capacitor 5 and the second wiring 7 are electrically the third capacitor 5 and the second wiring 7 are electrically connected to the second wiring 7 are electrically the third that the second wiring 7 are electrically the third that the second wiring 7 are electrically the third that the second wiring 7 are electrically the third that the second wiring 7 are electrically the third that the second wiring 7 are electrically the second wiring 7 are electrically the second wiring 8 are electrically th capacitor 5 and the second wiring 12.

Alternatively, the third wiring 12.

each other by the

-09-08-2003 16:47 ISBNET PROTEINS Wirings 12 may be formed to electrically connect the MIM Referring to Figs. this device will be described in detail believe annuation to the the respective sectional views each corresponding to that show the respective sectional views each corresponding to that show the respective sectional views each corresponding to that show the respective sectional views each corresponding to that capacitor 5 to the first wiring 3. of Fig. 2. As shown in Fig. 3. a SiO2 film as the first or kig. As snown in kig. 3 is deposited on the silicon and and the alements have been formed, and interlayer lusurating from device elements have been formed. planarized.

Planarized.

Planarized. TILM Z, the first wiring a process of the first dual damascene process. First, Mring decode 51 to Eorned ph Lithography and Rie (Reactive Ton Etching) processes.

(Reactive Ton Etching) processes. Wiring 3 will be explained in detail as follows. RELVING SE S DELLIET METAL, and a Cu film Serving Serving as a minnessian serving as a minnessian serving as a partiet metal, and a cu film serving as a partiet metal, and a cu film serving as a manager of the serving as a partiet metal, and a cu film serving as a manager of the se ERVING AS & DEITIET metal, and a CU film Serving as a Wiring margartar and a CU film Serving as a wiring margartar and a CU film Serving as a wiring was read to form a man/on film are successively deposited by PVD (Physical vapor a man/on film margartar a man/on film margartar and a man/on film margartar and mathods and as to form a man/on film mathods and as to form a mathod of the film mathods and as to form a mathod of the film mathod o material rium are successively deposited by kyu (knysical vapor a Tan/Cu film.

Deposition) methods so as to form a receive 21 her an electronistical peposition and the wining grand archive 21 her an electronistical peposition. Deposition) methods so as to rorm a range an alactropleting grove 21 by an electropleting grove as an alactropleting grant method with employing the TaN/Cu film as an electrode. method with employing the rentrol film as an electrode. The method with employing the rentrol film is planarized by a CMP (Chemical the deposited Tan/Cu film is planarized by a control to the method with employing the rentrol film as an electrode. the deposited Tan/Cu Ilim is planarized by a curr (Chemical the Wiring Mechanical Polishing) process to be buried only in the martinharal mechanical rollening) process to be burled only in the peripheral groove 21, and the remaining film formed in the peripheral groove 41, and the remaining Thim formed in the Bhould be portion of the wiring groove 21 is removed. portion or the wiring groove to connect the first wiring 3 to a appreciated that in order to connect the first wiring appreciated that appreciated that in order to connect the rifet wiring contact the substrate 1, a wiring contact diffusion layer formed on the substrate 1, a wiring contact and diffusion layer formed on the substrate 1, a wiring contact the substrate 1, a wirin diffueton Lever rormed on the substrate 1, a wifting groove by a dual hole will be formed in addition to the wiring groove by a dual Next, as shown in Fig. 4, after depositing a SiN film SELVING 88 to voner the tiret winder a short of the plock Insulating film 4 of about 0.1 km in the tiret winder 2 the way concept of the plock insulating film 4 of about 1.1 km in the tiret winder a short of the way of t serving as the block insulating film 4 or about U.lum in 5 is the MIM capacitor 5 is thickness to cover the first wiring 3. thickness to cover the riret wiring 3, the Min capacitor 3 the first Tin film serving as the formed thereon. formed thereon. In detail, film serving as the dielectric film serving as the formal film serving as the damascene process. and second TIN film serving as the top electrode 5c are and second in rim serving as the top electrone of the bottom electrode of the bottom electrode of the successively deposited. Is formed of about 0.3 Hm. and the total thickness of the Is rormed or about 0.3 µm, and the top electrode 5c is about 0.1 µm. dielectric film 5b and the top electrode 5c is about 0.1 µm.

15

· 20

25

30

35

This stack d film of TiN/SiN/TiN is pattern d by lithography and RIE with a chlorine (Cl) containing gas, whereby the top electrode 5c is formed. Sequentially perform lithography and RIE with a carbon fluoride (CF) containing gas, and the 5 dielectric film 5b is patterned. Finally, by performing lithography and RIE with a Cl containing gas, the bottom electrode 5a is patterned.

Next, as shown in Fig. 5, the second interlayer insulating film 6 is deposited over the substrate to cover the MIM capacitor 5, and planarized by a CMP process. This interlayer insulating film 6 is one selected in FSG film, C containing silicon oxide film and porous silicon oxide film. To make the CMP planarization of these films easy, a normal TEOS-SiO2 film may be deposited on these low dielectric constant films.

Deposition methods of these interlayer insulating films 6 are as follows. Preferably, the FSG film is deposited by use of a parallel plate-type plasma CVD apparatus by supplying a fluorine (F) containing gas with SiH4 contained as a main material gas to it. Employ this deposition method, and the FSG film is formed without film peeling and with a firm contact. C containing silicon oxide film may be deposited a CVD method with Black-diamond (trade name of Applied Materials, Inc.) employed as a main material. To form the porous silicon oxide film, an organic SOG (Silicon-On-Glass) film is deposited, and then processed by foaming reaction with heat treatment or by energy beam application so as to turn into a porous film.

Next, second wirings 12, metal ring 9 and contact plugs 10 are formed in the interlayer insulating film 6 by a dual damascene process. This process will be described in detail bellow. As shown in Fig. 6, wiring via hole 8, electrode contact holes 32 and guard ring groove 33 are simultaneously formed in the interlayer insulating film 6 by lithography and The guard ring groove 33 is formed in such a manner that bottom thereof is positioned under the bottom surface of the MIM capacitor 5 to expos the underlying interlayer insulating

20

film 2. The via hole 8 and contact holes 32 are formed of 0.2 μ m in diameter, and th guard ring groove 33 is formed of 1μ m in width. Successively, a wiring groove 34 is formed as being continued from the via hole 8 by lithography and RIE with a CF containing gas.

Next, a TaN (and/or Ta) film serving as the barrier metal and a Cu film serving as the wiring material film are sequentially deposited by a PVD method. By employing the produced TaN/Cu film as an electrode, a main Cu film is deposited and buried in the wiring groove 34, via hole 8, contact holes 32 and guard ring groove 33 by an electroplating method. The resultant TaN/Cu film is planarized by a CMP process. As a result of removing excess TaN/Cu film, as shown in Fig. 7, contact plugs 10 for the MIM capacitor 5, metal ring 9 surrounding the MIM capacitor 5 and wiring 7 are simultaneously buried in the interlayer insulating film 6 with a flat surface.

As described above, in this embodiment, wiring connection for the MIM capacitor 5 is not done in the wiring burying process in the interlayer insulating film 6 covering the MIM capacitor 5. In the region of the MIM capacitor 5, only the above-described burying process of contact plugs 10 is performed. Electrical connection to the MIM capacitor 5 will be performed in the next third wiring forming process. As a result, the interlayer insulating film 6 may be formed to be thin as permitting such a situation that the bottom of the second wiring 7 is positioned lower than the top surface of the MIM capacitor 5.

Next, as shown in Fig. 8, a SiN film serving as a block
insulating film 14 and a TEOS-SiO₂ film serving as the third
interlayer insulating film 11 are deposited over the second
interlayer insulating film 6. In a top surface of the
interlayer insulating film 11, th third wirings 12 is formed
by a damascene process for electrically conn cting at least one
of the first and second wirings 3 and 7 to the MIM capacitor 5.
In detail, as shown in Fig. 8, wiring via holes 13 and wiring

20

25

30

35

grooves 43 continued therefrom are successively formed in the interlayer insulating film 11 by RIE. No via holes are formed on the metal ring 9, thereby resulting that the metal ring 9 is in an electrically floating state.

Then, by employing the same process as the second wiring burying, the third wirings 12 formed of a TaN/Cu film is buried, as shown in Fig. 9, in the via holes 13 and wiring groove 43. The third wirings 12 are electrically connected to the top and bottom electrodes of the MIM capacitor 5 via the contact plugs 10 previously buried in the second interlayer insulating film 6 in the second wiring forming process. In a case that the third wirings 12 should be formed to electrically connect the first wiring 3 to the MIM capacitor 5, the same process as above-described one may be used.

Although the remaining processes are not shown in the drawings, a passivation film is deposited with SiO_2 and SiN films as being stacked by plasma CVD process. The passivation film is subjected to sinter annealing of 60 minutes under a H_2 gas atmosphere of 400%. Finally, terminal pads are formed.

As described above, according to the embodiment, the guard ring is buried in the interlayer insulating film covering the MIM capacitor, whereby the reliability of the MIM capacitor becomes high. The reason of this will be described in detail bellow. In order to reduce the capacitance between multilayered wirings, it is preferable, as previously described, to use a low dielectric constant insulating film for covering the MIM capacitor. However, low dielectric constant insulating films are in general inferior in step-coverage and weak in mechanical strength. Therefore, peeling and crack of the film are easily brought by an external stress.

Corresponding to Fig. 2, Fig. 10 shows an integrated structure of Cu multi-layer wirings and an MIM capacitor, which is formed under the same condition as the above-described embodiment xc pt that no guard rings ar formed. If the st p coverage of th interlay r insulating film 6 cov ring the MIM capacitor 5 is insufficient, as shown in Fig. 10, a seam 51 is

30

35

formed at the side step portion of the MIM capacitor 5. Wh n a m chanical stress is pplied to the interlayer insulating film 6 due to the contraction of the electrode of MIM capacitor 5 in a thermal process in future, a crack 52 is easily generated from the seam 51 which serves as the starting point to progress in the lateral direction in the insulating film 6, as shown in Fig. 10.

If the seam 51 or crack 52 reaches the wiring 7 or via hole 8, the barrier metal underlying the wiring will be cracked to cause Cu to be diffused into seam 51 and crack 52. This causes the wiring 7 and MIM capacitor 5 to be shortened or deteriorated in insulation therebetween. In addition, the low dielectric constant insulating film is low in the water permeability due to the fact that the density thereof is low.

Therefore, after dicing the substrate into chips, water is easily diffused in the low dielectric constant film from the side surface of the chip. A high electric field is often applied to the MIM capacitor. Due to this, if water is diffused in the MIM capacitor portion, the breakdown voltage and reliability will be decreased.

According to this embodiment, even if a seam is generated in the interlayer insulating film 6 from the side surface portion of the MIM capacitor 5, the guard ring 9 cuts it. Due to this, crack generation may be prevented in the future thermal processes. Therefore, it becomes possible to prevent the MIM capacitor and wiring from shortening or deterioration in insulation therebetween. The guard ring also serves as a barrier for preventing water carried from the chip side from diffusing into the area of MIM capacitor. Therefore, time dependent deterioration of the MIM capacitor may be suppressed.

Furthermore, according to this embodiment, since the guard ring is formed of the same material at the same process as the wiring, there is no need for empl ying additional processes for forming the guard ring.

Although the guard ring is formed of the same Cu film as the damascen Cu wiring in the abov -d scribed mbodiment,

20

30

35

other materials, which are low in water permeability or able to prev nt crack generation, may b used. Such materials are, for example, as follows: conductive materials such as tungsten (W) or Aluminum (Al); and insulator materials such as TEOS-SiO2 or USG (Undoped Silicate Glass) formed by an HDP type plasma CVD apparatus. In a case of that the above-described materials different from the wiring material are employed for forming the guard ring, it is necessary to use an especial process in addition to the wiring formation process.

Hereinafter, some experimental examples and reference examples to be compared with them will be explained. In every chip areas of test wafers of the experimental examples and reference examples, one hundred MIM capacitors, each of which is patterned into a rectangular of $10\times10\,\mu\text{m}^2$, are arranged in a matrix manner of 10×10 with a space of $2\,\mu\text{m}$, and three-layer Cu wirings are formed therein.

[Experimental Example 1]

In the test wafer of Experimental Example 1, FSG film was used as the second interlayer insulating film 6, which was deposited of $0.6\,\mu\mathrm{m}$ in thickness by a parallel plate-type plasma CVD apparatus. Each of the MIM capacitors was surrounded by metal ring 9 formed at the same time as the second wiring. It was confirmed each chip diced from the test wafer having good initial properties, and with no defects such as wiring shortening/opening. As a result of breakdown voltage test, no defects were generated until 50V. Further, as a result of a TDDB (Time Dependent Dielectric Breakdown) test with 20V applying to the MIM capacitors, it was defined that the lifetime is 10 years or more.

[Experimental Example 2]

In the test wafer of Experimental Example 2, a stacked structure of a film formed from Black-diamond and a TEOS-SiO₂ film was used as the second interlayer insulating film 6. Other conditions were the sam as the t st waf r of Experim ntal Example 1. The same tests as the Exp rimental Example 1 were done for chips diced from the test wafer. Good

----09-08-2003 16:49.

results as similar to Experimental Example 1 wer confirmed in results as similar to experimental example were considered in both of breakdown voltage test and TDDB test. high hunidity test under account accou nigh numicalty test under a condition or 300 and 90%, It was not found a significant property change of the MIM capacitors

The test water of Reference Example 1 was formed under after a lapse of 500 hours.

the same condition as Experimental Example 1 except that no The same completed the Experimental metal rings were formed. Example 1 were done for chips diced out the test wafer. were no problems for initial properties as similar to defective and properties as recent of engine the engine and the engine of engine and the engine and th were no problems for initial properties as similar to chips were found from about 10V. As a result of analyzing the

defective portions, it was confirmed that seams had been defective portions, as a success of the seams and the seams are successful to the seams and the seams are successful. derective postions, it was constrained that seems had constrained that seems had constrained that against an against the glab surface portions of MIM capacitors in generated from the same surface had been generated from the the direction of 45°, and cracks had been generated of 45°, and cracks had been generated of 45°, and cracks had been generated of the direction of 45°, and cracks had been generated or the direction of 45°, and cracks had been generated or the direction of 45°, and cracks had been generated or the direction of 45°, and cracks had been generated from the generated from

The direction or 43 and oracks had been generated trom seems According to EDX analyzing, it was confirmed Cu The test water of Reference Example 2 was formed under the same condition as Experimental Example 2 except that no The same condition as Experimental Example & except that no metal rings are formed. diffusion in the cracks.

Dreakdown voltage rest, derective culps were round round about 10V.

As a result of high numidaty test under a condition of high numidaty as a result of high numidaty test under a condition of high numidaty as a result of high numidaty test under a condition of high numidaty as a result of high numidation of hig 20

TON. WE a reserve became a lance of the minner a minner a minner of the The test wafer of Reference Example 3 was formed under MIM capacitors before a lapse of 500 hours. the same condition as Experimental Example 1 except the the same condition as experimental example 1 except the mas are condition of the FSG film. In detail, and are condition of the psg film. In are are condition of the psg film. deposited from Sior by an HDP type plasma rec film was a for the type plasma rec film 25

deposited from piur by an flux type plasmid ovu supparatus. 5 or relative dielectric constant (K) of this FSG film was 3.5 or relative dielectric constant. However, in the CMP process of the FSG film, peeling Leas. nowever, In the unr prouces of the gtep progress resulted in thereof was generated, and the gtep progress resulted in

imbossipilità.